Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp	
L1	30532	("IO" "I/O") with (pad or buffer)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:35	
L2	21727	("IO" "I/O") with (buffer)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:34	
L3	72779	("IO" "I/O") with (pad port pin terminal)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:35	
L4	10043	L2 and L3	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:35	
L5	217116	(Power near5 (distribution analysis calculat\$4 estimat\$4 determin\$3))	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:28	
L6	1058	L4 and L5	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:37	
L7	129223	(voltage "IR") adj drop	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:30	
L8	225	L6 and L7	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:37	

L9	210	L8 and Power with (pad port pin	US-PGPUB;	OR	ON	2007/03/18 14:38
	210	terminal)	USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB		OI4	2307/03/10 11:30
L10	85	L8 and Power with L2	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:38
L11	82	L9 and L10	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 14:39
L12	67	L11 and (wire wiring interconnect) with (resistance impedance)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:29
L13	63	L12 and (calculat\$3 determin\$4) with current	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:15
L14	17	L8 and 365/226-229.ccls.	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:26
L16	422	((input\$ouput "IO" "I\$O") adj2 buffer)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR .	ON	2007/03/18 15:28
L17	1952	((input\$ouput "IO" "I\$O") adj2 (pad port pin terminal))	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:31

				· · · · · · · · · · · · · · · · · · ·	·	
L18	115	L16 and L17	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15;28
L19	223549	(Power near5 (distribution analy\$5 calculat\$4 estimat\$4 determin\$3))	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:28
L20	185413	(wire wiring interconnect conductor) with (resistance impedance)	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:29
L21	9753	L19 and L20	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:29
L22	1	L18 and L21	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:29
L23	447	power same ((input\$ouput "IO" "I\$O") adj2 (pad port pin terminal))	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:31
L24	0	L18 and "L25"	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:31
· L25	26	L18 and L23	US-PGPUB; USPAT; FPRS; EPO; JPO; DERWENT; IBM_TDB	OR	ON	2007/03/18 15:31

3/18/2007 4:18:32 PM C:\Documents and Settings\ndoan\My Documents\EAST\Workspaces\10823649.wsp

Page 3

		EAST Scare				
L26	21	("20010010408" "20010010471" "20010011768" "20010011771" "20020109240" "20020191383" "5286656" "5543958" "5895967" "5942766" "6008533" "6130484" "6207548" "6319750" "6365978" "6372409" "6477046" "6518787" "6638793" "6642064" "6747349").PN. OR ("7122456").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 15:35
L27	14	("5220210" "5381307" "5567655" "5641978" "5675179" "5818114" "6008532" "6057169" "6078505" "6214638" "6222213" "6251768").PN. OR ("6638793").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 15:42
L28	16	("4745305" "5155065").PN. OR ("6057169").URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 15:44
L29	23	("4825107" "4947233" "4988636" "5045913" "5063429" "5239465" "5404033" "5552333" "5633807" "5654898" "5737236" "5764533" "5946477" "5987086" "6013924" "6057169" "6127208" "6385761" "6446250").PN. OR ("6550047"). URPN.	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:00
L30	7	(adding add\$3 addition) with ((input\$ouput "IO" "I\$O") adj2 (pad port pin terminal cell)) same buffer	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:02
L31	160	(adding add\$3 addition) with ((input\$ouput "IO" "I\$O") adj2 (pad port pin terminal cell))	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:02
L32	248	(adding add\$3 addition) with ((input\$ouput "IO" "I/O") adj2 (pad port pin terminal cell)) same buffer	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:04
L33	1	L21 and L32	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:03
L34	2	L18 and L32	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:03
L35	106	(adding add\$3) with ((input\$ouput "IO" "I/O") adj2 (pad port pin terminal cell)) same buffer	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:06
L36	138	(adding add\$3 insert\$3) with ((input\$ouput "IO" "I/O") adj2 (pad port pin terminal cell)) same buffer	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:04

L37	27	L5 and L36	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:04
L38	26	L36 and (716/1,2,4,5,11-15.ccls. 365/226.ccls. 438/14-15.ccls. 702/57,64.ccls. 703/1,2,18.ccls.)	US-PGPUB; USPAT; USOCR	OR	ON	2007/03/18 16:08
L39	10	("20020184607" "5513119" "5946477" "6367051" "6367060" "6681373" "6701505" "6701506" "6732343" "6754877").PN. OR ("6948138"). URPN.	US-PGPUB; USPAT; USOCR	OR	ON .	2007/03/18 16:14



Home | Login | Logout | Access Information | Alerts | Sitemap | Help

Welcome United States Patent and Trademark Office

Search Re	sults			BROWSE	SEARCH	IEEE XPLORE GUI	DE	SUPPORT		
Results for "((((power analysis) <in>metadata)) Your search matched 10 of 320 documents. A maximum of 100 results are displayed, 25 to a</in>			ata)) <and>(buffer<in>metadata))" to a page, sorted by Relevance in Descending order.</in></and>			r.	⊠ e-mail	printer friend		
» Search O	ptions .									
View Session History		Modify Search								
New Search		((((power analysis) <in>metadata))<and>(buffer<in>metadata))</in></and></in>								
		П	Che	ck to search only within this	results set					
» Other Res (Available F	sources For Purchase)	Disp	lay	Format:	Citation & Abst	ract				
Top Book	Results	(-tasked themselves						
		☐ 년 <u>///</u>		Power analysis for high- Hatamkhani, H.; Chih-Kon VLSI Circuits, 2004. Diges	g Ken Yang; t of Technical Pap		<u>on</u>			
				17-19 June 2004 Page(s): <u>AbstractPlus</u> Full Text: <u>Pl</u> <u>Rights and Permissions</u>		E CNF				
» Key				•		•				
IEEE JNL	IEEE Journal or Magazine		2.	IP for embedded robustn Nicolaidis, M.; Design, Automation and To		ference and Exhibition,	2002. Proc	ceedings		
IET JNL	IET Journal or Magazine			4-8 March 2002 Page(s):2- Digital Object Identifier 10.		998277				
IEEE CNF	IEEE Conference Proceeding			AbstractPlus Full Text: PI						
IET CNF	IET Conference Proceeding			Trights did t cirriosions						
IEEE STD	IEEE Standard		3.	CAD tools for area-distril Farbarik, R.; Xiaowen Liu; <u>Multi-Chip Module Confere</u> 4-5 Feb. 1997 Page(s):125 Digital Object Identifier 10.	Rossman, M.; Par ence, 1997, MCMC 5 - 129	rakh, P.; Basso, T.; Brov <u>5'97., 1997 IEEE</u>	vn, R.;			
				AbstractPlus Full Text: Pl Rights and Permissions	<u> </u>	E CNF				
		Π.	4.	Performance evaluation Guizani, M.; Massively Parallel Process International Workshop on 26-27 April 1994 Page(s):2 Digital Object Identifier 10. AbstractPlus Full Text: Pl	sing Using Optical 213 - 223 1109/MPPOI.1994	Interconnections, 1994.				
·			5.	NePSim: a network procy Yan Luo; Jun Yang; Bhuya Micro, IEEE Volume 24, Issue 5, Sept Digital Object Identifier 10.	an, L.N.; Li Zhao; tOct. 2004 Page(s):34 - 44	n framewo	ork		

Rights and Permissions 6. Stage-skip pipeline: a low power processor architecture using a decoded instruction Hiraki, M.; Bajwa, R.S.; Kojima, H.; Gorny, D.J.; Nitta, K.; Shri, A.; Low Power Electronics and Design, 1996., International Symposium on 12-14 Aug. 1996 Page(s):353 - 358 Digital Object Identifier 10.1109/LPE.1996.547538 AbstractPlus | Full Text: PDF(560 KB) IEEE CNF Rights and Permissions 7. Improved linear systolic array for fast modular exponentiation Walter, C.D.; Computers and Digital Techniques, IEE Proceedings-Volume 147, Issue 5, Sept. 2000 Page(s):323 - 328 Digital Object Identifier 10.1049/ip-cdt:20000638 AbstractPlus | Full Text: PDF(668 KB) IET JNL 8. Analysis of power consumption in VLSI global interconnects Youngsoo Shin; Hyung-Ock Kim; Circuits and Systems, 2005. ISCAS 2005. IEEE International Symposium on 23-26 May 2005 Page(s):4713 - 4716 Vol. 5 Digital Object Identifier 10.1109/ISCAS.2005.1465685 AbstractPlus | Full Text: PDF(128 KB) IEEE CNF Rights and Permissions 9. Empirical evaluation of timing and power in resonant clock distribution

AbstractPlus | Full Text: PDF(168 KB) IEEE JNL

Rights and Permissions

10. Predicting the usefulness of a block result: a micro-architectural technique for high-

performance low-power processors Musoll, E.:

Microarchitecture, 1999. MICRO-32. Proceedings. 32nd Annual International Symposium on

Circuits and Systems, 2004. ISCAS '04. Proceedings of the 2004 International Symposium on

16-18 Nov. 1999 Page(s):238 - 247

Digital Object Identifier 10.1109/MICRO.1999.809462

Juang-Ying Chueh; Ziesler, C.H.; Papaefthymiou, M.C.;

Volume 2, 23-26 May 2004 Page(s):II - 249-52 Vol.2 <u>AbstractPlus</u> | Full Text: <u>PDF</u>(302 KB) IEEE CNF

AbstractPlus | Full Text: PDF(248 KB) | IEEE CNF

Rights and Permissions

Help Contact Us Privacy & Security IEEE.org

© Copyright 2006 IEEE – All Rights Reserved

Indexed by ত্ৰি Inspec°